Host Interface (HI08)
The choice of which protocol to use is based on such system constraints as the amount of data to
be transferred, the timing requirements for the transfer, and the availability of such resources as
processing bandwidth and DMA channels. All of these constraints are discussed in the following
sections. The transfers described here occur asynchronously between the host and the DSP; each
transferring data at its own pace. However, use of the appropriate handshaking protocol allows
data transfers to occur at optimum rates.
6.4.1 Software Polling
Software polling is the simplest data transfer method to use, but it demands the greatest amount
of the core’s processing power. Status bits are provided for the host or the DSP core to test and
determine if the data registers are empty or full. However, the DSP core cannot be involved in
other processing activities while it is polling these status bits.
On the DSP side, for transfers from the DSP to the host (host reads), the DSP core must
determine the state of Host Transmit Data register (HTX). In transfers from the host to the DSP
(host writes), the DSP side should determine the state of the Host Receive Data Register (HRX).
Thus, two bits are provided to the core for polling:
the Host Transmit Data Empty (HTDE) bit in the Host Status register (HSR[1]:HTDE)
the Host Receive Data Full (HRDF) bit in the Host Status register (HSR[0]:HRDF)
A similar mechanism is available on the host-side to determine the state of the Transmit Registers
(TXH:TXM:TXL) and Receive Registers (RXH:RHM:RHL). Two bits are provided to the host
for polling:
the Transmit Data Empty (TXDE) bit in the Interface Status Register (ISR[1]:TXDE)
the Receive Data Full (RXDF) bit in the Interface Status Register (ISR[0]:RXDF)
The HI08 also offers four general-purpose flags for communication between the host and the
DSP. The DSP-side uses the HSR Host Flag bits (HCR[4–3] = HF[3–2]) to pass
application-specific information to the host. The status of HF3–HF2 is reflected in the host-side
ISR Host Flag bits (ISR[4–3] = HF[3–2]). Similarly, the host side can use the ICR Host Flag bits
(ICR[4–3] = HF[1–0]) to pass application-specific information to the DSP. The status of HF[1–0]
is reflected in the DSP-side HSR Host Flag bits (HSR[4–3] = HF[1–0]).
6.4.2 Core Interrupts and Host Commands
The HI08 can request interrupt service from the DSP56311 core. The DSP56311 core interrupts
are internal and do not require the use of an external interrupt signal. When the appropriate
interrupt enable bit in the HCR is set, an interrupt condition caused by the host interface sets the
appropriate bit in the HSR, generating an interrupt request to the DSP56311 interrupt controller
(see Figure 6-2 ). The DSP56311 acknowledges interrupts by jumping to the appropriate interrupt
service routine. The following DSP core interrupts are possible from the HI08 peripheral:
DSP56311 User’s Manual, Rev. 2
6-6
Freescale Semiconductor
相关PDF资料
DSPAUDIOEVMMB1E BOARD MOTHER DSP563XX
DSPIC30F2010 DEVELOPMENT KIT KIT DEV EMBEDDED C
DSTRM-KT-0181A DSTREAM DEBUG AND TRACE UNIT
DSUT1CSU SURGE SUPPR NETWORK W/GROUND
DTEL2 SURGE SUPPRESSOR PHONE RJ11/RJ45
DV003001 PROGRAMMER PICSTART PLUS 16C/17C
DV164035 MPLAB ICD3 IN-CIRC DEBUGGER
DV164039 KIT DEV PIC24FJ256DA210
相关代理商/技术参数
DSP56311EVMIG_D 制造商:未知厂家 制造商全称:未知厂家 功能描述:DSP56311EVMIG DSP56311EVM Sample Code
DSP56311EVMUM 制造商:未知厂家 制造商全称:未知厂家 功能描述:DSP56311 Evaluation Module Hardware Reference Manual
DSP56311FACT 制造商:未知厂家 制造商全称:未知厂家 功能描述:DSP56311 Higher performance programmable DSP for demanding voice and data applications
DSP56311UM 制造商:未知厂家 制造商全称:未知厂家 功能描述:DSP56311 24-Bit Digital Signal Processor Users Manual
DSP56311UMAD 制造商:未知厂家 制造商全称:未知厂家 功能描述:DSP56311 Users Manual Addendum
DSP56311VF150 功能描述:数字信号处理器和控制器 - DSP, DSC 150Mhz/300MMACS 150Mhz EFCOP RoHS:否 制造商:Microchip Technology 核心:dsPIC 数据总线宽度:16 bit 程序存储器大小:16 KB 数据 RAM 大小:2 KB 最大时钟频率:40 MHz 可编程输入/输出端数量:35 定时器数量:3 设备每秒兆指令数:50 MIPs 工作电源电压:3.3 V 最大工作温度:+ 85 C 封装 / 箱体:TQFP-44 安装风格:SMD/SMT
DSP56311VF150B1 功能描述:数字信号处理器和控制器 - DSP, DSC 24 BIT DSP RoHS:否 制造商:Microchip Technology 核心:dsPIC 数据总线宽度:16 bit 程序存储器大小:16 KB 数据 RAM 大小:2 KB 最大时钟频率:40 MHz 可编程输入/输出端数量:35 定时器数量:3 设备每秒兆指令数:50 MIPs 工作电源电压:3.3 V 最大工作温度:+ 85 C 封装 / 箱体:TQFP-44 安装风格:SMD/SMT
DSP56311VF150R2 功能描述:数字信号处理器和控制器 - DSP, DSC 24 BIT DSP RoHS:否 制造商:Microchip Technology 核心:dsPIC 数据总线宽度:16 bit 程序存储器大小:16 KB 数据 RAM 大小:2 KB 最大时钟频率:40 MHz 可编程输入/输出端数量:35 定时器数量:3 设备每秒兆指令数:50 MIPs 工作电源电压:3.3 V 最大工作温度:+ 85 C 封装 / 箱体:TQFP-44 安装风格:SMD/SMT